



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/062,143	01/31/2002	Gad S. Sheaffer	42390P11127	2525
8791	7590	11/17/2006	EXAMINER	
BLAKELY SOKOLOFF TAYLOR & ZAFMAN 12400 WILSHIRE BOULEVARD SEVENTH FLOOR LOS ANGELES, CA 90025-1030			DO, CHAT C	
			ART UNIT	PAPER NUMBER
			2193	

DATE MAILED: 11/17/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)
	10/062,143	SHEAFFER, GAD S.
	Examiner Chat C. Do	Art Unit 2193

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on 19 September 2006.
- 2a) This action is FINAL. 2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 1-5,7-16,18-27 and 29-33 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) Claim(s) _____ is/are allowed.
- 6) Claim(s) 1-5,7-16,18-27 and 29-33 is/are rejected.
- 7) Claim(s) _____ is/are objected to.
- 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) <input type="checkbox"/> Notice of References Cited (PTO-892)	4) <input type="checkbox"/> Interview Summary (PTO-413)
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Date: _____
3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)	5) <input type="checkbox"/> Notice of Informal Patent Application
Paper No(s)/Mail Date: _____	6) <input type="checkbox"/> Other: _____

DETAILED ACTION

1. This communication is responsive to Amendment filed 09/19/2006.
2. Claims 1-5, 7-16, 18-27, and 29-33 are pending in this application. Claims 1, 10, and 21 are independent claims. In Amendment, claims 6, 17, and 28 are previously cancelled. This Office Action is made final.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

4. Claims 1-5, 7-16, 18-27, and 29-33 are rejected under 35 U.S.C. 102(e) as being anticipated by Sih et al. (U.S. 6,606,700).

Re claim 1, Sih et al. disclose in Figures 1 and 3 a method comprising: receiving input data by an execution unit (e.g. input data into MACs with labels PO2-PO5); and performing by the execution unit using one or more multiply-accumulate units in the execution units (e.g. Figure 3 with more than one MAC unit) one or more current multiply-accumulate operations (e.g. MAC1-MAC4 in Figure 1) on the received input data (e.g. PO2-PO5); and saving the received input data for one or more multiply-

accumulate operations to be performed by the execution unit after the current multiply-accumulate operation (e.g. output of IS2 part 138 in Figure 2); wherein the performing one or more current multiply-accumulate operations (e.g. as seen in Figure 3) includes: multiplying (e.g. multiplier 106) one or more input values with a multiplier in the execution unit; adding (e.g. adder 120) an output from the multiplier with another value using an adder in the execution unit; and storing (e.g. accumulator P12) an output of the adder and providing (e.g. feedback to the adder 120 from output of accumulator P12) the another value to the adder using an accumulator in the execution unit; wherein the plurality of multiple-accumulate units are implemented in a modular manner to accelerate computations (e.g. abstract and Figure 2 wherein the architecture or structure is designed to speed up the frequently-used signal processing computations using dual MAC).

Re claim 2, Sih et al. further disclose in Figures 1 and 3 the receiving comprises receiving first and second data by the execution unit (e.g. PO2 and PO3 from register file); and wherein the performing comprises performing by the execution unit a multiply-accumulate operation on the received first and second data (e.g. MAC1 with 104 and 118 as multiplier and accumulator respectively) and a multiply-accumulate operation (e.g. MAC3 with 128 and 132 as multiplier and accumulator respectively wherein the input values are from the feedback) on the received first data and on input data saved by the execution unit (col. 3 lines 14-21).

Re claim 3, Sih et al. further disclose in Figures 1 and 3 the receiving comprises receiving first, second, third, and fourth data by the execution unit (e.g. PO2-PO5 as first, third, second, and fourth data respectively input into MAC1-MAC4); and wherein the

performing comprises performing by the execution unit a multiply- accumulate operation on the received first and third data (e.g. MAC1), a multiply-accumulate operation on the received second and fourth data (e.g. MAC2), a multiply-accumulate operation on the received first and fourth data (e.g. MAC3), and a multiply-accumulate operation on the received second data and on input data saved by the execution unit (e.g. MAC4).

Re claim 4, Sih et al. further disclose in Figures 1 and 3 the performing the multiply-accumulate operation on the received first and third data and the multiply- accumulate operation on the received second and fourth data comprise multiplying the received first and third data to produce a first product (e.g. output of 104), multiplying the received second and fourth data to produce a second product (e.g. output of 106), and adding (e.g. 114) the first product (e.g. 108), the second product (e.g. 110), and an accumulated sum (e.g. MAC1).

Re claim 5, Sih et al. further disclose in Figures 1 and 3 saving by the execution unit received input data for one or more multiply-accumulate operations to be performed by the execution unit after the current multiply-accumulate repeating the receiving, performing, and saving by the execution unit one or more times to accumulate data; and outputting the accumulated data by the execution unit (e.g. Figure 1 and col. 4 lines 19-26).

Re claim 7, Sih et al. further disclose in Figures 1 and 3 one or more tap coefficients are each a complex number and one or more input data samples are each a complex number (e.g. col. 4 lines 60-65).

Re claim 8, Sih et al. further disclose in Figures 1 and 3 saving by the execution unit saved input data for one or more multiply-accumulate operations to be performed by the execution unit (e.g. Figure 1 wherein feedback inputs are saved in the register file).

Re claim 9, Sih et al. further disclose in Figures 1 and 3 performing the receiving and performing in accordance with a single instruction multiple data instruction (col. 3 lines 20-23).

Re claim 10, Sih et al. disclose in Figures 1 and 3 an apparatus comprising: an execution unit block (Figure 1) having a plurality of inputs (e.g. PO1-PO6), the execution unit block comprising: one or more buffers (e.g. IS1 and IS2) to save input data received at one or more of the inputs, the data to be utilized by the execution unit in a subsequent multiply-accumulate operations after current multiply-accumulate operation (e.g. output of IS2 part 138 in Figure 2); and a plurality of multiplier-accumulators (e.g. MAC3 and MAC4) to perform multiply-accumulate operations (e.g. MAC stands for multiplication and accumulation instruction), the multiplier-accumulators to perform current multiply-accumulate operations on input data received at one or more of the inputs and on input data received by the execution unit block for one or more prior multiply-accumulate operations (e.g. Figure 1) and stored in one or more buffers of the execution unit block (e.g. OS1 and OS2) and control logic (e.g. for controlling mux's in Figure 1) to control the multiplier-accumulators and the one or more buffers; wherein each multiplier-accumulator (e.g. a set of MAC 2 in Figure 3) includes a multiplier (e.g. multiplier 106) to multiply one or more input values, an adder (e.g. adder 120) to add an output from the multiplier with another value, and an accumulator (e.g. accumulator P12) to store an

output from the adder and provide (e.g. feedback to the adder 120 from accumulator P12) the another value to the adder; wherein the plurality of multiple-accumulators are implemented in a modular manner to accelerate computations (e.g. abstract and Figure 2 wherein the architecture or structure is designed to speed up the frequently-used signal processing computations using dual MAC).

Re claim 11, it is an apparatus claim of claim 2. Thus, claim 11 is also rejected under the same rationale as cited in the rejection of rejected claim 2.

Re claim 12, Sih et al. further disclose in Figures 1 and 3 the execution unit block comprises a single multiplier-accumulator comprising a multiplier to multiply the received first and second input data to produce a product (e.g. MAC3 with 128 as multiplier to produce first product), an accumulator to store an accumulated sum (e.g. 134), and an adder (e.g. 132) to add the product to the accumulated sum.

Re claim 13, it is an apparatus claim of claim 3. Thus, claim 13 is also rejected under the same rationale as cited in the rejection of rejected claim 3.

Re claim 14, it is an apparatus claim of claim 4. Thus, claim 14 is also rejected under the same rationale as cited in the rejection of rejected claim 4.

Re claim 15, Sih et al. further disclose in Figures 1 and 3 the execution unit block comprising one or more execution unit building blocks (e.g. MAC1-MAC4) each comprising one or more multiplier-accumulators and one or more buffers (e.g. IS1 and IS2).

Re claim 16, Sih et al. further disclose in Figures 1 and 3 the control logic to control the execution unit block to repeat, one or more times, receiving input data at one

or more of the inputs (e.g. col. 2 lines 55-59), performing multiply- accumulate operations on the received input data and on input data stored in one or more buffers pf the execution unit block to accumulate data, and saving the received input data in one or more buffers of the execution unit block (Figure 1 and col. 4 lines 19-26).

Re claim 18, it is an apparatus claim of claim 7. Thus, claim 18 is also rejected under the same rationale as cited in the rejection of rejected claim 7.

Re claim 19, it is an apparatus claim of claim 8. Thus, claim 19 is also rejected under the same rationale as cited in the rejection of rejected claim 8.

Re claim 20, it is an apparatus claim of claim 9. Thus, claim 20 is also rejected under the same rationale as cited in the rejection of rejected claim 9.

Re claim 21, it is a system claim of claim 10. Thus, claim 21 is also rejected under the same rationale as cited in the rejection of rejected claim 10. Further, Sih et al. disclose in Figure 1 and 3 a system comprising: a coder/decoder to receive analog signals and convert the analog signals into corresponding input data (col. 1 lines 10-25 as DA converter).

Re claim 22, it is a system claim of claim 11. Thus, claim 22 is also rejected under the same rationale as cited in the rejection of rejected claim 11.

Re claim 23, it is a system claim of claim 12. Thus, claim 23 is also rejected under the same rationale as cited in the rejection of rejected claim 12.

Re claim 24, it is a system claim of claim 13. Thus, claim 24 is also rejected under the same rationale as cited in the rejection of rejected claim 13.

Re claim 25, it is a system claim of claim 14. Thus, claim 25 is also rejected under the same rationale as cited in the rejection of rejected claim 14.

Re claim 26, it is a system claim of claim 15. Thus, claim 26 is also rejected under the same rationale as cited in the rejection of rejected claim 15.

Re claim 27, it is a system claim of claim 16. Thus, claim 27 is also rejected under the same rationale as cited in the rejection of rejected claim 16.

Re claim 29, it is a system claim of claim 19. Thus, claim 29 is also rejected under the same rationale as cited in the rejection of rejected claim 19.

Re claim 30, it is a system claim of claim 20. Thus, claim 30 is also rejected under the same rationale as cited in the rejection of rejected claim 20.

Re claim 31, Sih et al. further disclose in Figures 1 and 3 performing is to implement a finite impulse response filter (e.g. abstract line 3) with the received input data comprising one or more tap (e.g. Figure 1 and col. 4 lines 19-26) and one or more input data samples and with the accumulated data in the accumulator comprising one or more output data samples (e.g. MAC1-MAC4).

Re claim 32, it is an apparatus claim of claim 32. Thus, claim 32 is also rejected under the same rationale as cited in the rejection of rejected claim 32.

Re claim 33, it is a system claim of claim 31. Thus, claim 33 is also rejected under the same rationale as cited in the rejection of rejected claim 31.

Response to Arguments

5. Applicant's arguments filed 09/19/2006 have been fully considered but they are not persuasive.

a. The applicant argues in page 13 first and second paragraph for claims that the cited reference by Sih fails to disclose the feature "saving the received input data for one or more multiply-accumulate operations to be performed by the execution unit after the current multiply-accumulate operation" because there is no disclosure or suggestion in the cited reference of utilizing these saved computations for another later MAC computation.

The examiner respectfully submits that the argued feature "saving the received input data for one or more multiply-accumulate operations to be performed by the execution unit after the current multiply-accumulate operation" in Figure 7 of present application is clearly seen as equivalent in the coprocessor in Figure 2 of the cited reference wherein saving input data is done or performed by the second input storage element IS2. The first and second MACs are MAC3 and MAC4 respectively and one of the input data into the MAC4 is a saved input data into the MAC3 which clearly meets the currently features of the claims.

b. The applicant argues in page 13 third paragraph for claims that the cited reference by Sih also fails to disclose the feature "the plurality of multiple-accumulate units are implemented in a modular manner to accelerate computations".

The examiner respectfully submits that the feature “the plurality of multiple-accumulate units are implemented in a modular manner to accelerate computations” is clearly seen in the first few lines of abstract of the cited reference by Sih et al. The abstract clearly indicates the designed architecture utilizing several MAC units is used to speed up the frequently-used or extensive-computations in signal processing.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chat C. Do whose telephone number is (571) 272-3721. The examiner can normally be reached on M => F from 7:00 AM to 5:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Meng-Ai An can be reached on (571) 272-3756. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Chat C. Do
Examiner
Art Unit 2193

November 8, 2006



MENG-AI AN
SUPERVISORY PATENT EXAMINER
TECHNICAL DIVISION